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ABSTRACT 
This paper describes a design methodology for the basic current 
source cell circuit of high-speed high-accuracy current steering 
DIA conveners taking into account mismatching in all the 
transistors of the cell. Previous works consider arbitrary safety 
margins in the sizing process. The presented approach allows a 
more accurale selection of the optimal design point. The design 
methodology is illustrated for a particular design of a 0.35pm 
CMOS 12-bit 400 MHz current-steering segmented DIA converter. 
1. INTRODUCTION 
High-accuracy (2 I2 bits) and high-speed (from tens up to several 
hundreds of MHz) D/A converters (DAC) are required by modem 
telecommunication systems [ I ] .  A CMOS current-steering DAC is 
the usual choice for this type of applications since this topology 
best suits those requirements. In this architecture the h significant 
bits are used to switch a binary weighted army of h current sources 
and the m most significant bits, from a total of n = m + b bits, are 
thermometer decoded and used to switch an m a y  of 2"-1 unary 
current sources. The addition of currents generated by the two 
a m y s  represents the analog output value. The performance of the 
DAC is specified through static parameters (Integral Non Linearity 
or INL, Differential Non Linearity or DNL, and parametric yield) 
and dynamic parameters (glitch energy, settling time and SFDR) 
[2]. Static performance is mainly dominated by systematic and 
random errors. Systematic errors caused by process, temperature 
and electrical slow variation gradients are almost cancelled by 
proper layout techniques [3]. Random errors are determined solely 
by mismatch due to fast variation gradients. The design of current- 
steering DAC starts with an architectural selection to find the 
optimum segmentation ratio (m over n)  that minimizes the overall 
digital and analog area [4,5,6]. The INL is independent of the 
segmentation ratio and depends only on mismatching if the output 
impedance is made large enough [7]. The DNL specification 
depends on the segmentation ratio but it is always satisfied 
provided that the INL is below 0.5 LSB for reasonable 
segmentation ratios. The glitch energy is determined by the number 
of binary bits b, being the optimum architecture in this sense a 
totally unary DAC. However this is unfeasible in practice due to 
the large area and delay that the thermometer decoder would 
exhibit. The minimization of the glitch energy is then bypassed to 
the circuit level design of the switch & latch array and current 
source cell. After the architecture level optimization, the LSB 
current source cell must be optimally sized at circuit level taking 
into account the INL specification and trying to minimize settling 
time and to maximize output impedance. The other current sources 
are scaled from i t  accordingly to its weight. In this paper an 
optimum sizing strategy for the current source cell is presented that 
complements previous approaches by taking into account matching 
errors not only in the current source transistor but in the rest of 
transistors of the cell as well. 
2. SIZING STRATEGY 
The two usual topologies for the basic current source are shown in 
Fig. 1. Topology (a) consists of a current source (CS) transistor and 
two complementary switch (SW) transistors. Topology (b) includes 
an additional cascode transistor (CAS) that increases the output 
impedance to fulfil the SFDR specification for resolutions 2 12 bits 
[SI. This later topology reduces the clock feedthrough from the 
switches to the drain of the CS thus reducing the glitch energy. A 
driver circuit with a reduced swing placed between the latch and 
the switch reduces the clock feedthrough to the output node as 
well. The latch circuit complemenfary output levels and crossing 
point are designed to minimize glitches [ 9 ] .  Table I shows the 
circuit level parameters (size and gate voltage) to be found by 
means of the optimization process for the more general topology 
(b) in Fig. 1. The aspect ratio WIL fixes the overdrive voltage (Vz3- 
Vr), and viceversa, for each transistor once the LSB current I is 
fixed. The same aspect ratio can be obtained for different areas 
WxL, except for the CS transistor, because the usual INL-mismatch 
specification eliminates one degree of freedom. 
Figure 1. Current source cell topologies 
Current source (CS) I Switch (SW) I Cascode (CAS) 
WC, L C S ,  v,cs I wsw, Lsw, v*sw I was, L C A ,  vrc.4s 
Table 1. Current source cell transistor parameters. 
The relative standard deviation of a unit current source o(/)// has to 
be small enough to fulfil the INL < 0.5 LSB specification given a 
parametric yield [IO]: 
s&, with C =  inv-norm ( 0 , 5 +  F) (1) 
where inv-norm is the inverse cumulative normal distribution. 
The CS transistor size is found as: 
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where K '  is the MOS transistor gain factor, VT the threshold 
voltage, and Agand A m  are their technology matching parameters, 
respectively. 
2.1 Basic current cell (CS+SW) sizing 
The overdrive voltage ( V g J - V r ) ~ ~  in ( 2 )  has to be maximized to 
minimize thc CS area, but has to be small enough to allow the SW 
transistor to operate in saturation in any situation to obtain the 
highest possible output impedance. For the current source in Fig. 
2(a), the condition for the gate voltages of the transistors that 
guarantees that both operate in saturation is: 
where VOD are the overdrive voltages for the different transistors, 
V,, is the power supply voltage and Ay,-' is the maximum output 
voltage swing. A solution exists in eq. (3) if and only if the 
difference between the upper and lower bounds is positive. This 
determines an upper bound for the addition of the overdrive 
voltages in the worst case when lm,RL = < = V, -AVo""' : 
(4) V$ + Vi: 5 V, - A  v," 
from which the minimum area will be found when the left part is 
equal to the right pan. The two last expressions relate the SW and 
the CS transistors bias voltages in such a way that if one of them is 
fixed, the other one is derived using eq. (4). The CS transistor is 
the larger of the two, so its overdrive voltage is always fixed to the 
highest possible value fulfilling eq. (4). By doing this, the 
overdrive voltage of the SW transistors is found just at the limit 
behveen the triode and the saturation regions. In the sizing 
procedure previously reported [9,1 I ]  only the mismatch error of 
the current source transistor is considered and an arbitrary safety 
margin is introduced in eq. (4) to prevent the transistors to enter 
triode region due to process variations: 
v c ~  + - v  
The CS gate voltage is intrinsically determined by its overdrive 
voltage. It can be easily shown that the maximum of the DC output 
impedance when channel length modulation is taken into account 
i s  found when the SW gate voltage is: 
OD 00 - O D - A V F - A V . ~ ~ ~ .  
(5 )  
If the mismatch error of the switches and additional cascode 
transistors is taken into account the overall basic current cell circuit 
can be optimised without introducing the arbitrary safety margin 
(AV,+ ) as is shown in the fallowing. 
In the proposed sizing procedure the whole range of possible CS 
and SW overdrive voltages that verify (4)  is explored including 
process variations. For each pair (G,vg) the minimum area and 
aspect ratio of the CS transistor is found using eq. (2). If the length 
I V"' + v * z  
V = bs" +-(Yo" -A<""."' + V:; +Vl: )  = *sw 
2 2 *W 
of the SW transistor is chosen to be minimum (this maximizes the 
transconductance of the SW transistor and minimizes the clock 
feedthrough) the area and aspect ratio of the SW transistor are 
found from the SW overdrive voltage and the I current value. The 
settling time in this type of converters can be approximated by the 
time constant of the lower frequency of one of two real poles, the 
first corresponding to the output node and the second 
corresponding to the internal node. The pole frequencies can be 
represented against (v$,v;;) or other equivalent transistor 
parameters to choose the optimum sizing if settling time is the 
most important concern, as it is shown in the next section. Indeed, 
other parameters (output impedance, total area) may be used 
instead as the optimization goal depending on the system 
requirements. 
In order to include in the previous analysis the effect of process 
variations in the SW transistor, the statistical variation of the two 
bounds for the SW gate voltage in eq. (3) is modeled by means of a 
Gaussian distribution. The variance of the upper bound is found by 
expressing AK- as a function of the LSB current I and the load 
resistance RL and taking partial derivatives: 
Similarly, the variance of the lower bound yields: 
Figure lb. Illustration of equation (8) 
To find an appropriate value for the SW gate voltage, the upper 
bound must be larger than the lower bound in a given percentage of 
the cases expressed by yie/d_SW. If this is accomplished, the 
optimum of the SW gate voltage found in ( 5 )  has to verify that: 
conditions which are illustrated in figure l b  and that can be 
expressed also as: 
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here, since only one half of the Gaussian distribution has to he 
considered, S = i o v - n o r m ( y i e / d - S w )  where yield-SW is related 
to the INLyieldby: 
yield=yie/d-SW' (10) 
because the LSB current cell is the worst case of the bounds 
variance (its area is the smallest of all the current sources) and its 
two complementay SW transistors must be both inside the bounds 
with the same probability. The expression of eq. (9) represents a 
saturation constraint more realistic than eq. (4) where an arbitrary 
safety margin has to be included. 
2.2 Cascoded current cell (CS+CAS+SW) sizing 
If an additional cascode transistor is inserted, as shown in Fig. 2(b), 
the previous analysis is applied to both the SW and CAS 
transistors. The optimum of the DC output impedance is found in 
this case when the SW and CAS gate voltages are: 
I V, = V,"' +-[V,, - AVo- + 2VE + 2 V z  - V,:] 
3 ( I I )  
Vcsw = V,'" +-[2 (Y ,  1 -At""')+ V z  + Vz +V,:] 3 
The CAS transistor introduces two new degrees of freedom: its 
overdrive voltage and its area (or channel length). One of these two 
degrees of freedom can be eliminated as discussed in [8] using an 
output impedancehandwidth criterion by relating the sizes of the 
SW and the CAS transistors. Another possible criterion is to 
choose the minimum width for the CAS transistor which, in 
addition to minimise the CAS transistor area, also minimises the 
parasitic capacitance at the source of the SW transistors thus 
yielding a reduced settling time (assuming that the pole due to this 
node is the limiting one). Therefore, the area (or dimensions) of the 
CAS transistor is univocally determined by its overdrive voltage 
and the current 1. In this case the range of SW and CAS overdrive 
voltages that guarantee saturation is found by solving (9) for the 
two transistors, where tbe SW and CAS gate voltage bounds 
statistical variances due to process variations are given by: 
and the saturation condition is given by two equations: 
3. OPTIMUM SIZING OF A 12 BITS 
CURRENT-STEERING DAC 
The optimization process described in the above,section has been 
implemented in MATLAB and applied to the design of a 12 bits 
DAC. The target technology is a 0.35wm CMOS process. The 
segmentation has been set to b= 4 and m = 8 hits, VDD = 
3.3V,aVO" = I  V and RL = 50R. The internal node interconnection 
capacitance has been estimated to he 100 ff, and the output 
capacitance 2 pF. 
If the basic current source topology is chosen (CS+SW transistors) 
any optimization parameter can be represented against the two 
degrees of freedom available (for example, the two transistors 
overdrive voltage, or alternatively their corresponding area). Fig. 2 
shows graphs representing optimum sizing for two criteria (area 
and settling time). The upper graph represents the IWO pole 
frequencies against the area of the CS and SW transistors, whilst 
the lower graph shows the minimum of the pole frequency against 
CS and SW overdrive voltages and the same optimum design 
points. The first pole @,) is due to the output load and the parasitic 
capacitance at the drain of all the switch transistors connected to 
the output (that will increase with its width). The second pole fpl), 
due to the internal node, has contributions of both the parasitic 
capacitance of the CS drain and the SW source, and depends on the 
SW transistor small signal trasconductance and body effect 
parameters, as presented in [9] .  In p1 the interconnection 
capacitance between the switch & latch and the current source 
arrays C,,, is taken into account [SI. The small signal parameters 
and parasitic capacitances determining the poles are known once 
the sizes of the transistors are found. The only degrees of freedom 
are the two transistors overdrive voltages, which univocally 
determine the transistor sizes, as discussed in section 2. Not all the 
combinations are possible, however, due to the constraint set by the 
saturation condition of eq. (9) that limits a region ofthe (voy,v<;) 
plane where the optimum design point should be found. For 
maximum speed the optimal design point is found where the 
minimum of the two pole frequencies is maximised. If a minimum 
area is the preferred goal, the point in the ( v ~ , v o ~ )  plane inside 
the saturation condition constrained region with the lowest possible 
Areo"+Areasw value should be chosen, which will minimize the 
total area taking into account the matching Constraint of eqs. (I)  
and (2). The Saturation conditions previously used in the literature 
are also shown in Fig. 2 for comparison purposes. The use of an 
arbitrary safety margin leads to inefkicient solutions as shown in 
the figure. For example, the optimum design point for settling time 
would produce larger CS transistors using the saturation condition 
of eq. (4) instead of the one of eq. (9). In the other hand, the 
optimum design point for minimum area found using eq. (4) would 
be out of the realistic safety design region found by eq. (9), 
indicating that for that case, the 0.5 V safety margin is too 
optimistic. 
The SW+CS topology does not provide enough output impedance 
for a 12-bit DAC and a cascode transistor has to be added. It is 
cumbersome to represent the optimization parameter (for example 
pole frequencies) for the SW+CAS+CS topology, since a 4Ih 
dimension is required, so only the bounds for the overdrive 
voltages have been plotted in Fig. 3 for that topology. The design 
space that guarantees that all the transistors operate in saturation 
found by using eq. (13) is the volume under the surface. The 
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bounds set by the equivalent to eq. (4) for this circuit are also 
shown for comparison. 
The final layout of the designed and implemented 12-bits DAC 
core i s  shown in Fig. 4. Simulation results at transistor level 
including all the parasitics extracted from the layout indicate an 
SFDR of 65dB for a sinusoidal input of 53MHz sampled at 
300MHz. The settling time for a full scale differential output swing 
is  2.5ns, as shown in the transient simulation result of fig. 5 ,  
allowing operation of the DAC up to 400 Msamplesis. 
Figure 2. Optimization graphs for the SW+CS topology 
for a 12 biu DAC 
Figure 3. Design space for the SW+CAS+CS topology 
for a 12-bit DAC 
4. CONCLUSIONS 
This work presents a sizing and design sequence for high-speed 
high-accuracy current steering DACs that avoids the introduction 
of an arbitrary safety margin for the overdrive voltages by 
analyzing the effects of process variations in the operating 
conditions of all the transistors of the cumnt cell. The design 
procedure allows further minimization of the total DAC area. The 
presented approach takes into account the mismatching effects to 
find a safe design space for the two most usual topologies of the 
current cell. As an illustrative case, the design procedure has been 
succesfully applied for the implementation of a 12-bit 0.35pm 
CMOS current-steering DAC. 
Figure 4. Layout of the designed 12-bit DAC 
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Figure 5. Transient simulation results o f  the DAC 
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